EAST Search History

Ref #	Hits	Hits Search Query		DBs Default Operator		Time Stamp	
L1	10832	(processor near4 synchroniz\$5)	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/10/25 15:14	
L2	31	(processor near4 synchroniz\$5) and (tick near4 counter)	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/10/25 15:19	
L3	9	(tick near4 counter).ab.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/10/25 15:20	
L4	41	(tick near4 counter).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/10/25 15:59	
L5	18	(tick near4 counter).clm. and synchroniz\$5	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2006/10/25 15:59	
S1	1	("6199169").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2006/10/25 15:14	
S2	1	("6449290").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2004/07/22 18:05	
S3	162	tick adj2 counter	US-PGPUB; USPAT	OR	ON	2004/07/22 18:05	
S4	45	(tick adj2 counter) and synchroniz\$6 and off\$set	US-PGPUB; USPAT	OR	ON	2004/07/22 18:21	
S5	71	71 (tick adj2 counter) and synchroniz\$6		OR	ON	2004/07/22 18:10	
S6	1	"6304517".PN.	USPAT	OR	OFF	2004/07/22 18:17	
S7	28	(tick adj2 counter) and (processor near3 speed)	US-PGPUB; USPAT	OR	ON	2004/07/22 18:21	
S8	14	(tick adj2 counter) and (processor near3 speed) and synchroniz\$6	US-PGPUB; USPAT	OR	ON	2004/07/22 19:06	
S9		("20020143998").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2004/07/22 19:07	
S10	1	("6611922").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2004/07/23 15:41	

EAST Search History

S11	1	("6182182").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/05 08:53
S12	1	("6453339").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/05 08:54
S13	1	("6769021").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/05 09:02
S14	1	("6182182").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/05 11:23
S15	1	("6199169").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/05 12:06
S16	2	(("6052375") or ("5463620")).PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/07 09:21
S17	1	("6438592").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/07 13:27
S18	2	(("6003065") or ("6456388")).PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/07 13:36
S19	1	("5832222").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/03/07 13:37



Home | Login | Logout | Access Information | Alerts | Sitemap

Welcome United States Patent and Trademark Office

□ Search Results

BROWSE

SEARCH

Citation C Citation & Abstract

IEEE XPLORE GUIDE

SUPPOF

⊠e-mail 🚇 printe

Results for "(((tick <near/4> counter))<in>metadata)"

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

(((tick <near/4> counter))<in>metadata)

☐ Check to search only within this results set

Search.

» Key

IEEE Journal or

Magazine

IEE JNL

IEE CNF

IEEE JNL

IEE Journal or Magazine

IEEE CNF

IEEE Conference

Proc

Proceeding

IEE Conference Proceeding

No results were found.

Display Format:

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisin

search.

IEEE STD IEEE Standard

Help Contact Us Privacy & Security

© Copyright 2006 IEEE - All Rights

Inspecting in the contract of the contract of



Home | Login | Logout | Access Information | Alerts | Sitemap

Welcome United States Patent and Trademark Office

☐:Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPOF

☑e-mail 🚇 printe

Results for "((tick<in>metadata) <and> (counter<in>metadata))"

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

No results were found.

((tick<in>metadata) <and> (counter<in>metadata))

Display Format:
 Citation C Citation & Abstract

Check to search only within this results set

Search.

» Key

IEEE Journal or

Magazine

IEE Journal or Magazine

IEEE CNF

IEEE JNL

IEE JNL

IEE CNF

IEEE Conference

Proceeding

IEE Conference

Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisin

IEEE STD IEEE Standard

. Help Contact Us Privacy & Security

© Copyright 2006 IEEE - All Rights

indexed by 🗓 Inspec'



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library O The Guide

+(processor +synchronization) +"tick counter"

SEARCH

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used processor synchronization tick counter

Found 5 of 186,958

Sort results

Display

results

relevance by

expanded form

 ∇

 ∇

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 5 of 5

Minimal multitasking operating systems for real-time controllers

window

Relevance scale

Geoffrey H. Kuenning

October 1981 Proceedings of the 1981 ACM SIGSMALL symposium on Small systems and SIGMOD workshop on Small database systems

Publisher: ACM Press

Full text available: pdf(643.54 KB) Additional Information: full citation, abstract, references, index terms

In many dedicated microprocessor applications, a full-feature operating system is not required. A methodology is presented for the design of extremely minimal operating systems for such applications. The emphasis is on providing the most basic facilities quickly, without precluding later improvements and additions.

² Virtual <u>Hardware Prototyping through Timed Hardware-Software Co-Simulation</u> Franco Fummi, Mirko Loghi, Stefano Martini, Marco Monguzzi, Giovanni Perbellini, Massimo Poncino




March 2005 Proceedings of the conference on Design, Automation and Test in Europe - Volume 2 DATE '05

Publisher: IEEE Computer Society

Full text available: pdf(208.94 KB) Additional Information: full citation, abstract, index terms

Designers of factory automation applications increasingly demand for tools for rapid prototyping of hardware extensions to existing systems and verification of resulting behaviors through hardware and software co-simulation. This work presents a framework for the timing-accurate co-simulation of HDL models and their verification against hardware and software running on an actual embedded device of which only a minimal knowledge of the current design is required. Experiments on real-life applicat ...

3 MINI-EXEC: a portable executive for 8-bit microcomputers



November 1982 Communications of the ACM, Volume 25 Issue 11

Publisher: ACM Press

Full text available: pdf(578.22 KB) Additional Information: full citation, abstract, references, index terms

As microprocessor systems and single-chip microcomputers become more complex, so do the software systems developed for them. In many cases, software is being designed that incorporates multiple control functions running asynchronously on a single microprocessor. Here, discussion focuses on the motivation for running such multiple functions under the control of a real-time multitasking executive. A successfully implemented executive whose design is portable and suitable for use on most 8-bit ...

Keywords: microprocessor control systems, multitasking, real-time executives, software portability

4 Let caches decay: reducing leakage energy via exploitation of cache generational



behavior

Zhigang Hu, Stefanos Kaxiras, Margaret Martonosi

May 2002 ACM Transactions on Computer Systems (TOCS), Volume 20 Issue 2

Publisher: ACM Press

Full text available: pdf(873.03 KB)

Additional Information: full citation, abstract, references, citings, index

Power dissipation is increasingly important in CPUs ranging from those intended for mobile use, all the way up to high-performance processors for highend servers. Although the bulk of the power dissipated is dynamic switching power, leakage power is also beginning to be a concern. Chipmakers expect that in future chip generations, leakage's proportion of total chip power will increase significantly. This article examines methods for reducing leakage power within the cache memories of the CPU. Be ...

Keywords: Cache memories, cache decay, generational behavior, leakage power

galsC: A Language for Event-Driven Embedded Systems

Elaine Cheong, Jie Liu

March 2005 Proceedings of the conference on Design, Automation and Test in Europe - Volume 2 DATE '05

Publisher: IEEE Computer Society

Full text available: pdf(178.34 KB) Additional Information: full citation, abstract, index terms

We introduce galsC, a language designed for programming event-driven embedded systems such as sensor networks. galsC implements the TinyGALS programming model. At the local level, software components are linked via synchronous method calls to form actors. At the global level, actors communicate with each other asynchronously via message passing, which separates the flow of control between actors. A complementary model called TinyGUYS is a guarded yet synchronous model designed to allow threadsa ...

Results 1 - 5 of 5

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library O The Guide

+"tick counter" processor synchronization

SEARCH

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used tick counter processor synchronization

Found 13 of 186,958

Sort results

Display

results

relevance

expanded form

Save results to a Binder **?** Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 13 of 13

Relevance scale

Minimal multitasking operating systems for real-time controllers

Geoffrey H. Kuenning

October 1981 Proceedings of the 1981 ACM SIGSMALL symposium on Small systems and SIGMOD workshop on Small database systems

Publisher: ACM Press

Full text available: pdf(643.54 KB) Additional Information: full citation, abstract, references, index terms

In many dedicated microprocessor applications, a full-feature operating system is not required. A methodology is presented for the design of extremely minimal operating systems for such applications. The emphasis is on providing the most basic facilities quickly, without precluding later improvements and additions.

Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation Franco Fummi, Mirko Loghi, Stefano Martini, Marco Monguzzi, Giovanni Perbellini, Massimo Poncino



March 2005 Proceedings of the conference on Design, Automation and Test in Europe - Volume 2 DATE '05

Publisher: IEEE Computer Society

Full text available: Double (208.94 KB) Additional Information: full citation, abstract, index terms

Designers of factory automation applications increasingly demand for tools for rapid prototyping of hardware extensions to existing systems and verification of resulting behaviors through hardware and software co-simulation. This work presents a framework for the timing-accurate co-simulation of HDL models and their verification against hardware and software running on an actual embedded device of which only a minimal knowledge of the current design is required. Experiments on real-life applicat ...

3 MINI-EXEC: a portable executive for 8-bit microcomputers



Thomas L. Wicklund

November 1982 Communications of the ACM, Volume 25 Issue 11

Publisher: ACM Press

Full text available: pdf(578.22 KB) Additional Information: full citation, abstract, references, index terms

As microprocessor systems and single-chip microcomputers become more complex, so do the software systems developed for them. In many cases, software is being designed that incorporates multiple control functions running asynchronously on a single microprocessor. Here, discussion focuses on the motivation for running such multiple functions under the control of a real-time multitasking executive. A successfully implemented executive whose design is portable and suitable for use on most 8-bit ...

Keywords: microprocessor control systems, multitasking, real-time executives, software portability

4 Let caches decay: reducing leakage energy via exploitation of cache generational



behavior

Zhigang Hu, Stefanos Kaxiras, Margaret Martonosi

May 2002 ACM Transactions on Computer Systems (TOCS), Volume 20 Issue 2

Publisher: ACM Press

Full text available: pdf(873.03 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u>

Power dissipation is increasingly important in CPUs ranging from those intended for mobile use, all the way up to high-performance processors for highend servers. Although the bulk of the power dissipated is dynamic switching power, leakage power is also beginning to be a concern. Chipmakers expect that in future chip generations, leakage's proportion of total chip power will increase significantly. This article examines methods for reducing leakage power within the cache memories of the CPU. Be ...

Keywords: Cache memories, cache decay, generational behavior, leakage power

5 galsC: A Language for Event-Driven Embedded Systems

Elaine Cheong, Jie Liu

March 2005 Proceedings of the conference on Design, Automation and Test in Europe - Volume 2 DATE '05

Publisher: IEEE Computer Society

Full text available: pdf(178.34 KB) Additional Information: full citation, abstract, index terms

We introduce galsC, a language designed for programming event-driven embedded systems such as sensor networks. galsC implements the TinyGALS programming model. At the local level, software components are linked via synchronous method calls to form actors. At the global level, actors communicate with each other asynchronously via message passing, which separates the flow of control between actors. A complementary model called TinyGUYS is a guarded yet synchronous model designed to allow thread-sa ...

6 Formal languages: Towards direct execution of esterel programs on reactive



processors

Partha S. Roop, Zoran Salcic, M.W. Sajeewa Dayaratne

September 2004 Proceedings of the 4th ACM international conference on Embedded software EMSOFT '04

Publisher: ACM Press

Full text available: pdf(269.22 KB) Additional Information: full citation, abstract, references, index terms

Esterel is a system-level language for the modelling, verification and synthesis of control dominated (reactive) embedded systems. Existing Esterel compilers generate intermediate C code that is subsequently mapped to a suitable target processor. The generated code emulates the reactive features of the language due to lack of support for these features on traditional processors. The resultant code is thus inefficient and bulky. Therefore, Esterel is not so effective for resource constrained embe ...


Keywords: ARE-Bench Auckland reactive benchmark, direct ESTEREL execution, reactive processor architectures

7	Prediction caches for superscalar processors James E. Bennett, Michael J. Flynn Describes 1997 P. 19	
	December 1997 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture Publisher: IEEE Computer Society	
	Full text available: Additional Information: full citation, abstract, references, index terms Publisher Site	
	Processor cycle times are currently much faster than memory cycle times, and this gap continues to increase. Adding a high speed cache memory allows the processor to run at full speed, as long as the data it needs is present in the cache. However, memory latency still affects performance in the case of a cache miss. Prediction caches use a history of recent cache misses to predict future misses and to reduce the overall cache miss rate. This paper describes several prediction caches, and introdu	
	Keywords : Dynamic scheduling, Memory latency, Stream buffer, Victim cache, Prediction cache	
8 ②	Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Mrinmoy Ghosh	
,	March 2005 ACM SIGARCH Computer Architecture News, Volume 33 Issue 1	
	Publisher: ACM Press Full text available: pdf(436.30 KB) Additional Information: full citation, abstract, references, index terms	
	Recently, there is a growing interest in the research community to employ tamper- resistant processors for software protection. Many of these proposed systems rely on a specially tailored secure processor to prevent 1) illegal software duplication, 2) unauthorized software modification, and 3) unauthorized software reverse engineering. Most of these works primarily focus on the feasibility demonstration and design details rather than trying to elucidate many fundamental issues that are either "el	
	Keywords : attack, copy protection, encryption, security, tamper resistance	
9	A Mechanism for Online Diagnosis of Hard Faults in Microprocessors	
	Fred A. Bower, Daniel J. Sorin, Sule Ozev November 2005 Proceedings of the 38th annual IEEE/ACM International Symposium	•
	on Microarchitecture MICRO 38 Publisher: IEEE Computer Society	
	Full text available: pdf(329.54 KB) Additional Information: full citation, abstract Publisher Site	
	We develop a microprocessor design that tolerates hard faults, including fabrication defects and in-field faults, by leveraging existing microprocessor redundancy. To do this, we must: detect and correct errors, diagnose hard faults at the field deconfigurable unit (FDU) granularity, and deconfigure FDUs with hard faults. In our reliable microprocessor design, we use DIVA dynamic verification to detect and correct errors. Our new scheme for diagnosing hard faults tracks instructions core struct	
10	Cache decay: exploiting generational behavior to reduce cache leakage power	
٥	Stefanos Kaxiras, Zhigang Hu, Margaret Martonosi May 2001 ACM SIGARCH Computer Architecture News, Proceedings of the 28th annual international symposium on Computer architecture ISCA '01, Volume 29 Issue 2	

Publisher: ACM Press

	Full text available: pdf(1.17 MB) Additional information: full citation, abstract, references, citings, index terms						
	Power dissipation is increasingly important in CPUs ranging from those intended for mobile use, all the way up to high-performance processors for high-end servers. While the bulk of the power dissipated is dynamic switching power, leakage power is also beginning to be a concern. Chipmakers expect that in future chip generations, leakage's proportion of total chip power will increase significantly.						
	This paper examines methods for reducing leakage power within the cache memori						
11	Efficient kernel support for reliable communication						
②	Robert D. Russell, Philip J. Hatcher February 1998 Proceedings of the 1998 ACM symposium on Applied Computing						
	Publisher: ACM Press						
	Full text available: pdf(998.75 KB) Additional Information: full citation, references, citings, index terms						
	Keywords : interprocessor communication, kernel implementation, lightweight protocol, low-cost timeout facilities, shared buffers						
12	Configurable flow control mechanisms for fault-tolerant routing						
١	Binh Vien Dao, Jose Duato, Sudhakar Yalamanchili						
•	May 1995 ACM SIGARCH Computer Architecture News, Proceedings of the 22nd annual international symposium on Computer architecture ISCA '95, Volume						
	23 Issue 2 Publisher: ACM Press						
	Full text available: pdf(1.14 MB) Additional Information: full citation, abstract, references, citings, index terms						
	Fault-tolerant routing protocols in modern interconnection networks rely heavily on the network flow control mechanisms used. Optimistic flow control mechanisms such as wormhole routing (WR) realize very good performance, but are prone to deadlock in the presence of faults. Conservative flow control mechanisms such as pipelined circuit switching (PCS) insures existence of a path to the destination prior to message transmission, but incurs increased overhead. Existing fault-tolerant routing proto						
13	Time and space profiling for non-strict, higher-order functional languages						
\$	Patrick M. Sansom, Simon L. Peyton Jones January 1995 Proceedings of the 22nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages Publisher: ACM Press						
	Full text available: pdf(1.28 MB) Additional Information: full citation, abstract, references, citings, index						
	<u>terms</u>						
,	We present the first profiler for a compiled, non-strict, higher-order, purely functional language capable of measuring time as well as space usage. Our profiler is implemented in a production-quality optimising compiler for Haskell, has low overheads, and can successfully profile large applications. A unique feature of our approach is that we give a formal specification of the attribution of execution costs to cost centres. This specification ena						

Results 1 - 13 of 13



	on Microarchitecture MICRO 38 Publisher: IEEE Computer Society Full text available: pdf(329.54 KB) Publisher Site Additional Information: full citation, abstract	
	We develop a microprocessor design that tolerates hard faults, including fabrication defects and in-field faults, by leveraging existing microprocessor redundancy. To do this, we must: detect and correct errors, diagnose hard faults at the field deconfigurable unit (FDU) granularity, and deconfigure FDUs with hard faults. In our reliable microprocessor design, we use DIVA dynamic verification to detect and correct errors. Our new scheme for diagnosing hard faults tracks instructions core struct	
4	Efficient kernel support for reliable communication Robert D. Russell, Philip J. Hatcher February 1998 Proceedings of the 1998 ACM symposium on Applied Computing	
	Publisher: ACM Press Full text available: pdf(998.75 KB) Additional Information: full citation, references, citings, index terms	
	Keywords : interprocessor communication, kernel implementation, lightweight protocol, low-cost timeout facilities, shared buffers	
5	Formal languages: Towards direct execution of esterel programs on reactive	
٩	processors Partha C. Book, Zarra Coleia M.W. Chicava Davaratha	
	Partha S. Roop, Zoran Salcic, M.W. Sajeewa Dayaratne September 2004 Proceedings of the 4th ACM international conference on Embedded software EMSOFT '04	
	Publisher: ACM Press Full text available: pdf(269.22 KB) Additional Information: full citation, abstract, references, index terms	
	Esterel is a system-level language for the modelling, verification and synthesis of control dominated (reactive) embedded systems. Existing Esterel compilers generate intermediate C code that is subsequently mapped to a suitable target processor. The generated code emulates the reactive features of the language due to lack of support for these features on traditional processors. The resultant code is thus inefficient and bulky. Therefore, Esterel is not so effective for resource constrained embe	
	Keywords : ARE-Bench Auckland reactive benchmark, direct ESTEREL execution, reactive processor architectures	
e	Duralistica control for company and a second	
O	Prediction caches for superscalar processors	

James E. Bennett, Michael J. Flynn

December 1997 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture

Publisher: IEEE Computer Society

Full text available: pdf(1.02 MB) Additional Information: full citation, abstract, references, index terms Publisher Site

Processor cycle times are currently much faster than memory cycle times, and this gap continues to increase. Adding a high speed cache memory allows the processor to run at full speed, as long as the data it needs is present in the cache. However, memory latency still affects performance in the case of a cache miss. Prediction caches use a history of recent cache misses to predict future misses and to reduce the overall cache miss rate. This paper describes several prediction caches, and introdu ...

Keywords: Dynamic scheduling, Memory latency, Stream buffer, Victim cache, Prediction cache

7 Workshop on architectural support for security and anti-virus (WASSA): Towards the

issues in architectural support for protection of software execution

Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Mrinmoy Ghosh

March 2005 ACM SIGARCH Computer Architecture News, Volume 33 Issue 1

Publisher: ACM Press

Full text available: pdf(436.30 KB) Additional Information: full citation, abstract, references, index terms

Recently, there is a growing interest in the research community to employ tamperresistant processors for software protection. Many of these proposed systems rely on a specially tailored secure processor to prevent 1) illegal software duplication, 2) unauthorized software modification, and 3) unauthorized software reverse engineering. Most of these works primarily focus on the feasibility demonstration and design details rather than trying to elucidate many fundamental issues that are either "el ...

Keywords: attack, copy protection, encryption, security, tamper resistance

Results 1 - 7 of 7

The ACM Portal is published by the Association for Computing Machinery. Copyright @ 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player

ĸ	m

Go to Google Home

Web	<u>Images</u>	<u>Video</u>	<u>News</u>	<u>Maps</u>	more »	
"tick c	ounter" "tir	ming offs	et"		Sea	Advanced Search Preferences

Web

Results 1 - 3 of about 6 for "tick counter" "timing offset". (0.16 seconds)

Tip: Try removing quotes from your search to get more results.

US Pregrant 20020143998 - Method and apparatus for high accuracy ... The invention may further include obtaining a processor tick counter value ... second processing engine and correcting the timing offset for any difference ... cxp.paterra.com/uspregrant20020143998.html - 12k - Supplemental Result - Cached - Similar pages

Tank Battle Game for the XGameStation Micro Edition; by Jeff ...
... outside of the row loop to absorb the timing; offset created above when ... Increment tick counter _BANK BANK_GAME_0 inc ticks; Delay game to make it ...
ca.geocities.com/jefftranter@rogers.com/xgs/tank_battle_01.src.txt - 76k - Cached - Similar pages

AnalysisFramework/releases/current/CalibrateHits/doc/CalibrateHits.tex
The code adds this slew correction plus a timing offset correction plus the DAQ TSA ... and a 10 MHz clock tick counter for each 340 detected PMT hit. ...
www-boone.fnal.gov/cgi-bin/lxr/http/source/CalibrateHits/doc/CalibrateHits.tex - 73k - Supplemental Result - Cached - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 3 already displayed.

If you like, you can repeat the search with the omitted results included.

Free! Speed up the web. <u>Download the Google Web Accelerator</u>.

"tick counter" "timing offset"

Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google

Sign in

Go to Google Home

Web Images Video News Maps more »

"tick counter value" (timing offset) normalized : Search

Search Advanced Search Preferences

Web Results 1 - 8 of about 28 for "tick counter value" (timing offset) normalized synchronization processor. (0.44

[PDF] LPC2106/2105/2104 USER MANUAL

File Format: PDF/Adobe Acrobat

Because the VPB bus must work properly at power up (and its timing cannot be altered if it

does not ... synchronization when processor frequency varies. ...

www.nxp.com/acrobat_download/usermanuals/UM_LPC2106_2105_2104_1.pdf -

Similar pages

[PDF] LPC2114/2124/2212/2214 USER MANUAL

File Format: PDF/Adobe Acrobat

resulting in the same execution timing. The MAM can truly be turned off by setting the ...

Assists debugger synchronization when processor frequency varies. ...

www.nxp.com/acrobat_download/usermanuals/UM_LPC2114_2124_2212_2214_2.pdf -

Similar pages

[More results from www.nxp.com]

[PDF] Philips LPC2104, LPC2105, LPC2106 User Manual

File Format: PDF/Adobe Acrobat

The MAM can truly be turned off by setting the fetch timing value in MAMTIM to one ...

synchronization when processor frequency varies. ...

www.keil.com/dd/docs/datashts/philips/user_manual_lpc2104_2105_2106.pdf -

Similar pages

[PDF] <u>LPC2106/2105/2104 USER MANUAL</u>

File Format: PDF/Adobe Acrobat

synchronization when processor frequency varies. Also used during debug mode entry to

enable ... Clock Tick Counter. Value from the clock divider. ...

www.mct.net/download/philips/lpc210x.pdf - Similar pages

[PDF] LPC2132/2138 User Manual

File Format: PDF/Adobe Acrobat

Assists debugger synchronization when processor. frequency varies. Bi-directional pin

with internal ... Clock Tick Counter. Value from the clock divider. ...

www.jandspromotions.com/philips2005/LPC2132_2138_UM.pdf - Similar pages

[PDF] UM10120 Volume 1: LPC213x User Manual

File Format: PDF/Adobe Acrobat

saves power while resulting in the same execution timing. The MAM can truly be turned ...

Assists debugger synchronization when processor frequency varies. ...

www.semiconductors.philips.com/acrobat_download/usermanuals/UM10120_1.pdf -

Similar pages

[PDF] <u>UM10161</u>

File Format: PDF/Adobe Acrobat

This allows tuning MAM timing to match the processor operating ... Serial clock synchronization allows devices with different bit rates to communicate via ...

www.standardics.nxp.com/support/documents/

microcontrollers/pdf/user.manual.lpc2101.lpc2102.lpc2103.pdf - Similar pages

[PDF] UM10208

File Format: PDF/Adobe Acrobat

Serial clock **synchronization** can be used as a handshake mechanism to suspend and. resume serial transfer. •. Supports **normal** (100kHz) and fast (400kHz) ... www.lpc2000.com/pdf/UM288x_interim.pdf - <u>Similar pages</u>

In order to show you the most relevant results, we have omitted some entries very similar to the 8 already displayed.

If you like, you can repeat the search with the omitted results included.

Free! Speed up the web. Download the Google Web Accelerator.

"tick counter value" (timing offset) no Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

<u>Google Home</u> - <u>Advertising Programs</u> - <u>Business Solutions</u> - <u>About Google</u>

©2006 Google